


Fully Integrated Q-band VCO

GaAs Monolithic Microwave IC

Description


The CHV2243a99F is a monolithic multifunction circuit dedicated to frequency generation. It integrates a Ku-band oscillator with frequency control (VCO), a Q-band frequency multiplier and buffer amplifiers. The VCO is fully integrated. On chip pHEMT based Schottky diode is used as varactor. All the active devices are internally self biased. The circuit is manufactured with the pHEMT process 0.25µm gate length, via holes through the substrate, air bridges and electron beam gate lithography. It is available in chip form.



Multifunction block diagram

Main Features

- Ku-band VCO + Q-band multiplier
- Fully integrated VCO
- Wide frequency tuning range
- PLL oriented
- Auxiliary output at VCO frequency
- High temperature range
- On-chip self biasing
- Automatic assembly oriented
- Chip size 2.48x1.18x0.1mm



Typical tuning characteristic

Main Electrical Characteristics

Tamb.= +25°C

Symbol	Parameter	Min	Typ	Max	Unit
F_out	Output centre frequency	38	38.25	38.5	GHz
F_vco	Oscillator frequency	F_out/3			
F_tune1	Output frequency tuning range	1.5	3		GHz
Pout	Output power	4	8	12	dBm

ESD Protections: Electrostatic discharge sensitive device observe handling precautions !

Electrical Characteristics

T_{amb.} = +25°C, V_d = +4.5V

Symbol	Parameter	Min	Typ	Max	Unit
F _{out}	Output centre frequency	38	38.25	38.5	GHz
F _{vco}	VCO frequency	F _{out} /3			dB
F _{tune1}	Maximum frequency tuning range (@ F _{out})	1.5	3	4	GHz
F _{tune2}	Specified frequency tuning range (@ F _{out}) ⁽¹⁾	200	300	500	MHz
ΔF _{tune2} (T)	Maximum variation of Frequency over temperature ⁽²⁾	-300		+300	MHz
P _{out}	Output power on RF _{out} port	4	8	12	dBm
H1	Sub-harmonics rejection (F _{out} /3) ⁽²⁾		-16	-11	dBc
H2	Sub-harmonics rejection (2*F _{out} /3) ⁽²⁾		-17	-12	dBc
P _{VCO}	VCO output power on VCO _{out_aux} port ⁽⁴⁾		-10		dBm
V _{tune}	Control voltage range		0.5-1	0 - 2	V
F _{slope}	Frequency tuning slope ⁽²⁾	1000	2800	4500	MHz/v
ΔF _{slope} (T)	Maximum variation of Frequency tuning slope over temperature ⁽²⁾	-26		+34	%
P _{V+}	Frequency pushing vs positive supply voltage ⁽²⁾		150	450	MHz/v
P _{V-}	Frequency pushing vs negative supply voltage ⁽²⁾		80	250	MHz/v
PN	Phase noise (given at F _{out}) ⁽²⁾ @ 1kHz @ 10kHz @ 100kHz @ 200kHz @ 1MHz		-5 -35 -65 -73 -92	+5 -25 -55 -63 -82	dBc/Hz
+V	Positive supply voltage ⁽³⁾	4.4	4.5	4.6	V
+I	Positive supply current		115	180	mA
-V	Negative supply voltage ⁽³⁾	-4.6	-4.5	-4.4	V
-I	Negative supply current		4	10	mA
Top	Operating temperature range	-40		+100	°C

⁽¹⁾ F_{tune2} is the frequency tuning range relative to the specified parameters, this frequency tuning range has to be inside 38 to 38.5GHz.

⁽²⁾ Specified within F_{tune2}

⁽³⁾ Negative supply voltage must be applied at least 1μs before positive supply voltage

⁽⁴⁾ This output is optional, it can be not connected

Absolute Maximum Ratings ⁽¹⁾T_{amb.} = +25°C

Symbol	Parameter	Values	Unit
V _{tune}	Tuning voltage	2.5	V
+V	Positive supply voltage	5	V
-V	Negative supply voltage	-5	V
+I	Positive supply current	250	mA
-I	Negative supply current	15	mA
T _{stg}	Storage temperature range	-55 to +150	°C

⁽¹⁾ Operation of this device above anyone of these parameters may cause permanent damage.

Device thermal performances

All the figures given in this section are obtained assuming that the packaged device is only cooled down by conduction through the package thermal pad (no convection mode considered).


The temperature is monitored at the package back-side interface (Tcase).

The system maximum temperature must be adjusted in order to guarantee that Tjunction remains below the maximum value specified in the Absolute Maximum Ratings table.


So, the system PCB must be designed to comply with this requirement.

Parameter	Symbol	Conditions	Values	Unit
Thermal Resistance	Rth_eq	Tb = 85°C, V+=4.5V V=-4.5V, 115mA, -4mA Pout=_dBm (Pdiss = 0.53W)	70	°C/W
Junction Temperature	Tj		122	°C
Median Lifetime	T50		1.0x10 ⁹	Hrs

⁽¹⁾ Refer to "Chip Biasing options" section.



Mechanical data



Unit = μm

External chip size (including saw streets) = 2480 x 1180 +/- 35

Chip thickness = 100 +/- 10


RF Pad (13) = 68 x 118

VCO_out_aux Pad = 100 x 100

DC/IF Pads = 100 x 100

Pin number	Pin name	Description
12, 14		Ground: should not be bonded. If required, please ask for more information.
3		Ground (optional)
13	RF_out	RF output port @38GHz
8, 10	+V	Positive supply voltage
5, 9	-V	Negative supply voltage
4, 6, 7, 11		NC
1, 2	V_tune	Tuning voltage input ports (should be connected together, see typical assembly and bias configuration)
15	VCO_out_aux	Auxiliary VCO output at 12.7GHz (F_out / 3) (optional)

Recommended assembly plan



This drawing shows an example of assembly and bias configuration. All the transistors are internally self biased. The positive and negative voltages can be respectively connected together (see drawing) according to the recommended values given in the electrical characteristics table.

For the RF pads the equivalent wire bonding inductance (diameter=25 μ m) has to be according to the following recommendation:

Port	Equivalent inductance (nH)	Approximated wire length (mm)
RF_out (13)	L_out = 0.28	0.35
VCO_out_aux (15)	L_aux = 0.40	0.50

For a micro-strip configuration a hole in the substrate is recommended for chip assembly.

Notes

Recommended ESD management

Refer to the application note AN0020 available at <https://www.ums-rf.com> for ESD sensitivity and handling recommendations for the UMS products.

Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <https://www.ums-rf.com>.

Ordering Information

Chip form:

CHV2243a99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**