

## 27.5-31GHz 10W Power Amplifier


### GaN Monolithic Microwave IC

#### Description

The CHA8282-99F is a three-stage GaN High Power Amplifier in the frequency band 27.5-31GHz. This HPA typically provides 10W output power associated to 33% of Power Added Efficiency. The circuit exhibits a typical small signal gain of 27dB. The overall power supply is 22V/300mA.


The circuit is dedicated to Satcom and is also well suited for a wide range of microwave and millimetre wave applications and systems.

It is developed on a robust GaN-on-SiC HEMT process and is available as a bare die. The input and output are matched to 50Ω and integrate ESD RF protection.



#### Main Features

- Broadband performances: 27.5-31GHz
- Linear Gain=27dB
- Pout=40dBm for +16.5dBm Input Power
- Associated PAE=33%
- DC bias: Vd=22Volt@Id=300mA
- 3x2.61mm<sup>2</sup>



#### Main Electrical Characteristics

Tcase = +25°C

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	27.5		31	GHz
Gain	Linear Gain		27		dB
Psat	Saturated output Power (Pin=16.5dBm)		40		dBm
PAE	Power Added Efficiency (Pin=16.5dBm)		33		%

**Electrical Characteristics**

Tbackside= +25°C, Vd = +22V

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	27.5		31	GHz
Gain	Linear Gain		27		dB
S <sub>11</sub> <sup>(1)</sup>	Input return loss		12		dB
S <sub>22</sub> <sup>(1)</sup>	Output return loss		12		dB
P <sub>sat</sub>	Saturated output Power (Pin=16.5dBm)		40		dBm
PAE	Power Added Efficiency (Pin=16.5dBm)		33		%
Id	Drain current at saturation		1.5		A
Idq	Quiescent Current		300		mA
ACPR	ACPR at Pout = 36dBm with 8PSK (100MHz Modulation Bandwidth)		-30		dBc
EVM	EVM at Pout = 36dBm with 8PSK (100MHz Modulation Bandwidth)		4		%

These values are representative of on-board measurements as defined on the drawing in the Evaluation Board section.

<sup>(1)</sup> Input and Output Return Losses are given at Evaluation Board connectors' reference planes as defined in the Measurement Reference Planes section

**Absolute Maximum Ratings <sup>(1)</sup>**T<sub>case</sub> = +25°C

Symbol	Parameter	Values	Unit
V <sub>d</sub>	Drain bias voltage	27	V
I <sub>d</sub>	Drain bias current	2.3	A
V <sub>g</sub>	Gate bias voltage	-7 to -2	V
P <sub>in</sub>	Maximum peak input power overdrive	28	dBm

<sup>(1)</sup> Operation of this device above any one of these parameters may cause permanent damage.

**Recommended Operating Range <sup>(2), (3)</sup>**

Symbol	Parameter	Values	Unit
V <sub>d</sub>	Drain bias voltage	22 to 25	V
I <sub>dq</sub>	Quiescent drain current (without RF signal)	200 to 350	mA
P <sub>in</sub>	Maximum peak input power	24	dBm
T <sub>j</sub>	Maximum Junction temperature <sup>(4)</sup>	200	°C

<sup>(2)</sup> Electrical performances are defined for specified test conditions

<sup>(3)</sup> Electrical performances are not guaranteed over all recommended operating conditions

<sup>(4)</sup> See Device Thermal Performance section

**Temperature Range**

Tbackside	Operating Temperature Range	-40 to +85	°C
Tstg	Storage Temperature Range	-55 to +150	°C

**Typical Bias Conditions**

Tbackside = 25°C

Symbol	Pin Number	Description	Values	Unit
Vg	3, 11	Gate Voltage	-3	V
Vd	4, 6, 8, 10	Drain Voltage	22	V

**“Power ON” Sequence**

1. Bias HPA gate voltage at Vg close to Vpinch-off (Typically: Vg ≈ -5V)
2. Apply Vd bias voltage (Typically: Vd = 22V)
3. Increase gate voltage Vg up to quiescent bias drain current Idq
4. Apply RF signal

**“Power OFF” Sequence**

1. Turn off RF signal
2. Bias HPA gate voltage at Vg close to Vpinch-off (Typically: Vg ≈ -5V)
3. Check that quiescent bias drain current Idq is close to 0mA
4. Turn Vd bias voltage to 0V
5. Check that quiescent bias drain current Idq is close to 0mA
6. Turn Vg bias voltage to 0V

## Device Thermal Performance

The device thermal performances below are based on UMS rules to evaluate the junction temperature.


This same procedure is the basis for junction temperature evaluation of the samples used to derive the Median lifetime and activation energy for the particular technology on which the CHA8282-99F is manufactured (GaN HEMT 0.15 $\mu$ m).

The temperature  $T_{BS}$  is defined as the chip backside temperature. The thermal resistance ( $R_{th}$ ), given in the following table, is for the full circuit in CW mode.

The system maximum temperature must be adjusted in order to guarantee that  $T_{junction}$  remains below the maximum value specified in the Recommended Operating Range table. The system PCB must be designed to comply with this requirement.

Parameter	Conditions	$T_{junction}$ (°C)	$R_{th}$ (°C/W)	T50 (hours)
$R_{th}^{(1)}$ Thermal Resistance	$V_d = 22V$ $I_{dq} = 300mA$ $P_{out} = 39dBm$ Dissipated power = 22.7W	153.9	3.04	$3.53 \times 10^6$
	$V_d = 25V$ $I_{dq} = 300mA$ $P_{out} = 39.8dBm$ Dissipated power = 27.1W	170.3	3.15	$1.29 \times 10^6$




<sup>(1)</sup> Thermal resistance measured to backside of the chip with  $T_{backside} = 85^\circ C$



## Typical Board Measurements : Small signal performance

Tbackside = -40°C / 25°C / 85°C, Vd = 22V / 25V, Idq = 200mA / 250mA / 300mA / 350mA  
Board losses are de-embedded. Measurements are given in die access plans.


### Linear Gain vs. Frequency vs. IDq and Drain voltage



## Typical Board Measurements : Small signal performance

Tbackside = -40°C / 25°C / 85°C, Vd = 22V / 25V, Idq = 200mA / 250mA / 300mA / 350mA  
Measurements are given at Evaluation Board connectors' reference planes.


### Input Return Loss vs. Frequency vs. IDq and Drain voltage



## Typical Board Measurements : Small signal performance

Tbackside = -40°C / 25°C / 85°C, Vd = 22V / 25V, Idq = 200mA / 250mA / 300mA / 350mA  
Measurements are given at Evaluation Board connectors' reference planes.

### Output Return Loss vs. Frequency vs. IDq and Drain voltage





## Typical Board Measurements: Large Signal Performance



Test conditions: CW, VD=22V / 25V, Idq = 300mA, Tbackside = 25°C / 85°C

Board losses are de-embedded. Measurements are given in die access plans.

### Output Power vs. Frequency vs. Drain Voltage



### Power Added Efficiency vs. Frequency vs. Drain Voltage




## Typical Board Measurements: Large Signal Performance


Test conditions: CW, VD=22V / 25V, Idq = 300mA, Tbackside = 25°C / 85°C

Board losses are de-embedded. Measurements are given in die access plans.

### AMAM vs. Frequency vs. Drain Voltage



### AMPM vs. Frequency vs. Drain Voltage





## Typical Board Measurements: Large Signal Performance



Test conditions: CW, VD=22V / 25V, Idq = 300mA, Tbackside = 25°C / 85°C

Board losses are de-embedded. Measurements are given in die access plans.



### Drain Current vs. Frequency vs. Drain Voltage



### DC Power Consumption vs. Frequency vs. Drain Voltage



### Dissipated Power vs. Frequency vs. Drain Voltage




## Typical Board Measurements: Large Signal Performance


Test conditions: CW,  $V_d = 22 / 25V$ ,  $I_{dq} = 300mA$ ,  $T_{backside} = 25^\circ C / 85^\circ C$

Board losses are de-embedded. Measurements are given in die access plans.

### Output Power vs. Input Power vs. Frequency



### Power Added Efficiency vs. Output Power vs. Frequency







## Typical Board Measurements: Large Signal Performance





Test conditions: CW,  $V_d = 22V / 25V$ ,  $I_{dq} = 300mA$ ,  $T_{backside} = 25^\circ C / 85^\circ C$

Board losses are de-embedded. Measurements are given in die access plans.

### AMAM vs. Output Power vs. Frequency



### AMPM vs. Output Power vs. Frequency




## Typical Board Measurements: Large Signal Performance


Test conditions: CW,  $V_d = 22\text{V} / 25\text{V}$ ,  $I_{dq} = 300\text{mA}$ ,  $T_{\text{backside}} = 25^\circ\text{C} / 85^\circ\text{C}$

Board losses are de-embedded. Measurements are given in die access plans.

### Drain Current vs. Output Power vs. Frequency



### DC Power Consumption vs. Output Power vs. Frequency




## Typical Board Measurements: Large Signal Performance

Test conditions: CW,  $V_d = 22V / 25V$ ,  $I_{dq} = 300mA$ ,  $T_{backside} = 25^\circ C / 85^\circ C$

Board losses are de-embedded. Measurements are given in die access plans.


### Dissipated Power vs. Output Power vs. Frequency




## Typical Board Measurements: Linearity - Modulated Signal

Test conditions:  $V_d = 22V$ ,  $I_{dq} = 300mA$ , 8PSK, BW = 100MHz, Roll-off = 0.2, PAPR = 5.1dB  
Board losses are de-embedded. Measurements are given in die access plans.


### EVM vs. Output Power vs. Frequency



### ACPR vs. Output Power vs. Frequency




### Power Added Efficiency vs. Output Power vs. Frequency




## Typical Board Measurements: Linearity - Modulated Signal

Test conditions:  $V_d=22V$ ,  $I_{dq}=300mA$ , 256QAM, BW=100MHz, Roll-off=0.2, PAPR=7.2dB  
Board losses are de-embedded. Measurements are given in die access plans.


### EVM vs. Output Power vs. Frequency




### ACPR vs. Output Power vs. Frequency



### Power Added Efficiency vs. Output Power vs. Frequency



### Mechanical data



Chip thickness: 70µm.

Chip size: 3000x2610 ±50µm

All dimensions are in micrometers

DC pads (1,3,9,11) size is 110x116 µm<sup>2</sup>

DC pads (4,5,7,13,15,16) size is 116x116 µm<sup>2</sup>

DC pads (6,14) size is 328x116 µm<sup>2</sup>

DC pads (8,12) size is 341x116 µm<sup>2</sup>


RF pad (2, 10) opening is 206x116 µm<sup>2</sup>

1-	GND <sup>(1)</sup>	8-	VD3N	15-	VG123S
2-	RF_IN	9-	GND <sup>(1)</sup>	16-	GND <sup>(1)</sup>
3-	GND <sup>(1)</sup>	10-	RF_OUT		
4-	GND <sup>(1)</sup>	11-	GND <sup>(1)</sup>		
5-	VG123N	12-	VD3S		
6-	VD12N	13-	GND <sup>(1)</sup>		
7-	GND <sup>(1)</sup>	14-	VD12S		


<sup>(1)</sup> Ground not connected.

## Measurement Reference Planes


The reference planes used for S21, power and linearity measurements given above are located at input and output of the MMIC as defined on the drawing opposite.



Input and Output Return Loss (S11 and S22) are given at Evaluation Board connectors' reference planes as defined on the drawing opposite.



## Recommended Assembly Plan



The decoupling network used is composed of 3 levels of parallel capacitors. The first level is 120pF chip capacitor, the second level is 10nF chip capacitor and the third level is 1µF SMD capacitor in series with damped resistors of 5.1Ω.

The first two levels should be as close as possible to the die.

**Recommended circuit bonding and decoupling table**

Label	Bonding (25µm diameter)	External Decoupling
RFin//RFout	Two parallel bond wires on input and output RF accesses	Might be necessary on input due to ESD protection <sup>(1)</sup>
VG123N, VG123S	Inductance $\leq 1\text{nH}$ (mainly for first decoupling level) $\Rightarrow 1.2\text{mm}$ length	C1 ~ 120pF C2 ~ 10nF C3 ~ 1µF +5.1Ω
VD12N, VD3N, VD12S, VD3S	Inductance $\leq 1\text{nH}$ (mainly for first decoupling level) $\Rightarrow 1.2\text{mm}$ length	C1 ~ 120pF C2 ~ 10nF C3 ~ 1µF +5.1Ω

<sup>(1)</sup> Due to ESD protection circuits on RF input, an external capacitance might be requested to isolate the product from external voltage that could be present on the RF input access

## Recommended Evaluation board assembly

Refer to the application note AN0030 available at <https://www.ums-rf.com> Evaluation board.

## Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <http://www.ums-rf.com>.

## Recommended ESD management

Refer to the application note AN0020 available at <https://www.ums-rf.com> for ESD sensitivity and handling recommendations.

## Ordering Information

Chip form	CHA8282-99F/00
Evaluation board	EVB-CHA8282-99F

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**