

7-12GHz LNA

GaAs Monolithic Microwave IC


Description

The CHA2110-98F is a monolithic two-stage wide band low noise amplifier circuit. It is self-biased.

It is designed for military, space and telecommunication systems.


The circuit is manufactured with a pHEMT process, 0.25 μ m gate length, via holes through the substrate and air bridges.

It is available in chip form.



Main Features

- Broadband performances: 7-12GHz
- Linear gain: 19dB
- Return Losses: 12dB
- Noise Figure: 1.2dB
- DC bias:
 - With Vd=3V, Id=42mA
 - With Vd=4V, Id=45mA
- With Vd=3V, OP1dB=10.5 dBm
- With Vd=4V, OP1dB=11 dBm
- Chip size 1.93x1.3x0.1mm



Gain and NF versus frequency

Main Electrical Characteristics

Tamb.= +25°C; Vd=4V, pads 1A, 1B, 2A and 2B are non-connected

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	7		12	GHz
Gain	Linear Gain		19		dB
NF	Noise Figure		1.2		dB
Pout	Output Power @1dB comp (Freq=10GHz)		11		dBm

Electrical Characteristics

Tamb.= +25°C; pads 1A, 1B, 2A and 2B are non-connected, Vd=4V

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	7		12	GHz
Gain	Linear Gain	18 (7-10.5GHz) 16.5 (10.5-12GHz)	19	21	dB
NF	Noise Figure		1.2	1.5	dB
RL_in	Input return losses		-12	-5	dB
RL_out	Output return losses		-12	-9	dB
P1dB	Output power at 1dB comp (Freq=10GHz)		11		dBm
IP3	3 rd order interception point (Freq=10GHz)		21		dB
Vd	Drain supply voltage (self-biased)		4		V
Idq	Drain supply current		45	55	mA

These values are representative of measurements on test fixture.

Electrical Characteristics

Tamb.= +25°C; pads 1A, 1B, 2A and 2B are non-connected, Vd=3V

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	7		12	GHz
Gain	Linear Gain		19		dB
NF	Noise Figure		1.2		dB
RL_in	Input return losses		-12		dB
RL_out	Output return losses		-12		dB
P1dB	Output power at 1dB comp (Freq=10GHz)		10.5		dBm
IP3	3 rd order interception point (Freq=10GHz)		20.5		dB
Vd	Drain supply voltage (self biased)		3		V
Idq	Drain supply current		42		mA

These values are representative of measurements on test fixture.

Absolute Maximum Ratings ⁽¹⁾

Tamb.= +25°C; pads 1A, 1B, 2A and 2B are non-connected

Symbol	Parameter	Values	Unit
Max Pin ON	No damage maximum input power	15	dBm
Max Pin OFF	No damage maximum input power (Vd=0V)	18	dBm
Vd	Drain bias voltage	5V	V
Id	Drain bias current	70	mA
Tj	Junction temperature	175	°C
Ta	Operating temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +150	°C

⁽¹⁾ Operation of this device above anyone of these parameters may cause permanent damage.

Typical Bias Conditions

Tamb.= +25°C; pads 1A, 1B, 2A and 2B are non-connected

Symbol	Pad N°	Parameter	Values	Unit
Vd	VD1, VD2	Drain supply voltage	3 or 4	V

The circuit is self-biased.

Device thermal information

The thermal performances of the device given below are based on UMS rules to evaluate the junction temperature.


This same procedure is the basis for junction temperature evaluation of the samples used to derive the Median lifetime and activation energy for the particular technology on which the CHA2110-98F is manufactured (0.25 μm GaAs pHEMT).

The temperature T_b is defined as the chip back side temperature

The thermal resistance (R_{th_eq}) is given for the full circuit and assumes CW operation mode as given in the table.

Parameters	Symbol	Conditions	Value	Unit
Thermal Resistance	R_{th_eq}	$T_b=85^\circ\text{C}$, $V_d=4\text{V}$, $I_{d_drive}=0.041\text{A}$	105	$^\circ\text{C/W}$
Junction Temperature	T_j	$P_{in}=-20\text{dBm}$ $P_{out}=-2\text{dBm}$	104	$^\circ\text{C}$
Median Life	T_{50}	$P_{diss}=0,164\text{W}$ CW mode	1×10^{10}	Hrs

Median Life Time versus Junction Temperature




Test fixture Measurements


T = [-40°C ; +25°C ; +85°C],

Vd = +4V, Id = 45mA; pads 1A, 1B, 2A and 2B are non-connected


S21 versus frequency



Input return loss




Output Return loss



Test fixture Measurements

T = [-40°C ; +25°C ; +85°C],



Vd = +4V, Id = 45mA ; pads 1A, 1B, 2A and 2B are non-connected

Noise Figure versus frequency

Test fixture Measurements

Tamb=+25°C,



Vd = +4V, Id = 45mA ; pads 1A, 1B, 2A and 2B are non-connected

P1dB versus frequency**IP3 versus frequency**


Test fixture Measurements

Tamb=+25°C,

Vd = 3V (Id=42mA) and 4V (Id = 45mA) ; pads 1A, 1B, 2A and 2B are non-connected



Mechanical data




Chip thickness: 100μm.
 Chip size: 1300x1930 ±35μm
 All dimensions are in micrometers

RF pads (1, 9) = 82x105μm² (BCB passivation opening)
 DC pads (2,3,4,5,6,7,8,10,11,12,13) = 82x86μm² (BCB passivation opening)

Pin number	Pin name	Description
1	E	Input RF
2	none	NC
3, 4	GND	NC
5	none	NC
6, 7	VD1	Vd
8	VD2	Vd
9	S	Output RF
10	2B	NC
11	2A	NC
12	1B	NC
13	1A	NC

Recommended assembly plan




Note: Supply feed should be bypassed. 25μm diameter gold wire is to be preferred.

Recommended circuit bonding table

Label	Type	Decoupling	Comment
E	Input RF	N/A	Inductance ($L_{\text{bonding}} \approx 750\mu\text{m}$) = 0.6nH, 1 gold wire with diameter of 25μm
Vd1, Vd2	Vd	100pF & 10nF	Drain Supply Inductance $\leq 1\text{nH}$
S	Output RF	N/A	Inductance ($L_{\text{bonding}} \approx 500\mu\text{m}$) = 0.4nH, 1 gold wire with diameter of 25μm

Chip biasing options

This chip is self-biased, and flexibility is provided by the access to number of pads. The internal DC electrical schematic is given in order to use these pads in a safe way.



The requirement is :

Not to exceed $V_{ds} = 3.5\text{V}$ (internal Drain to Source voltage).

We propose three standard biasing with $V_d = 4\text{V}$:

Low Noise and low consumption:

$V_d = 4\text{V}$.

The pads 1A, 1B, 2A and 2B are non-connected (NC).

$I_{dd} = 45\text{mA}$ & $P_{out-1dB} = +11\text{dBm}$ Typical (Freq=10GHz).

Low Noise and higher gain:

$V_d = 4\text{V}$ and 1B grounded.

All the other pads non connected (NC).

$I_{dd} = 55\text{mA}$ & $P_{out-1dB} = +11\text{dBm}$ Typical (Freq=10GHz)

Low Noise and higher output power:

$V_d = 4\text{V}$ and 2B grounded.

All the other pads non connected (NC).

$I_{dd} = 55\text{mA}$ & $P_{out-1dB} = +13\text{dBm}$ Typical (Freq=10GHz)

We propose three standard biasing with $V_d=3V$:

Low Noise and low consumption:

$V_d = 3V$.

The pads 1A, 1B, 2A and 2B are non-connected (NC).

$I_{dd} = 42mA$ & $P_{out-1dB} = +10.5dBm$ Typical (Freq=10GHz).

Low Noise and higher gain:

$V_d = 3V$ and 1B grounded.

All the other pads non connected (NC).

$I_{dd} = 52mA$ & $P_{out-1dB} = +10.5dBm$ Typical (f=10GHz)

Low Noise and higher output power:

$V_d = 3V$ and 2B grounded.

All the other pads non connected (NC).

$I_{dd} = 52mA$ & $P_{out-1dB} = +12.5dBm$ Typical (Freq=10GHz)

Notes

Recommended ESD management

Refer to the application note AN0020 available at <https://www.ums-rf.com> for ESD sensitivity and handling recommendations for the UMS products.

Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <https://www.ums-rf.com>.

Ordering Information

Chip form: CHA2110-98F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**