



## Take advantage of UMS ULRC-20 passive process for Accurate and robust circuit elements

# United Monolithic Semiconductors is opening a shared foundry run on ULRC-20 passive process. The launch date for the Multi-Project Wafer is June 21, 2024

**ULRC-20** passive GaAs process allows very diverse passive circuit design including accurate microwave filters, RF power combiners, microwave baluns, matching elements, robust power lines, power bar input and output circuits.

Optimized for reproducibility, power handling and low losses, high frequency and high volume high yield production, **ULRC-20** is widely recommended for the design of hybrid microwave circuits for amplifier modules used into antenna transmitters and receivers such as Radars, Telecommunications and Space Communication systems.

Designers are invited to share a ULRC-20 run at an affordable entry price of 1 600€/mm<sup>2</sup>.

#### What are the main characteristics of ULRC-20?

Element	Parameter	Typical value	Conditions
MIM Cap.	Density (pF/mm <sup>2</sup> )	175	@ 1 MHz
Spiral Inductor	Inductance (nH)	0.12 to 13	
TaN Resistor	Sheet Resistance ( $\Omega/\square)$	30	
TiWSi Resistor	Sheet Resistance ( $\Omega/\Box$ )	1000	
Wafer thickness	(µm)	100	

Examples of microwave performance achieved by UMS catalogue products designed with ULRC-20 process (in combination with GaN devices):

Part Number	Freq (GHz)	Gain (dB)	Power Pulsed (W)	PAE (%) Pulsed	Bias A / V
CHZ015AaQEG	1.2-1.4	17,2	15	>55	0.1 / 45
CHZ180AaSEB	1.2-1.4	20	200	52	1.3 / 45



<u>mktsales@ums-rf.com</u> +33 (0) 1 69 86 3200







## How to participate to this shared foundry run?

So to start designing, please apply <u>on-line</u> for process Design Kit. Before the deadline, please send your layout to: <u>foundry@ums-rf.com</u>

INFORMATION	For engine	eering pur	pose only	
	Simply pro	ovide your	GDS file be	efore June 21, 2024
DELIVERY	16	5 Engineerin	g chips, from	a PCM tested wafer
CONDITIONING			Gel-Pak <sup>®</sup>	box
AVAILABLE DIE SIZE (mm)	1	2	3	4
MAX RATIO			1:4	
Die size include 100µm dic	ing street - N	lo inspection	, not test on	MMIC
Launching date flexibility i	s +/- 2 weeks	5		
Dieframes for layout can be	e provided or	request		
Minimum order is 4mm <sup>2</sup> - P	rice is valid u	until June 21	, 2024	
Order to be placed before J	lune 7, 2023			
Important Notes:				

By choosing standard MMIC dimensions which are compatible with QFN high volume

packaging capability, your project is on track for future industrial success.





• UMS may cancel the run in case of insufficient number of participants.

• For some countries a specific dedicated export license may be required before delivery.

## How many dies will I receive and how much does it cost?

You will receive 20 dies of your circuit in Gel-Pak® box from a **ULRC** PCM good wafer. The price is based on your circuit dimensions on the mask tile multiplied by the mm<sup>2</sup> unit price.

For example, if your circuit is  $2 \times 3.4 \text{ mm}^2$ , the price is  $2 \times 3.4 \times 1.600 \in = 10.880 \in .$ 

## Which processes are regularly offered in shared foundry?

	2024								2025				
	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec	Jan	Feb	
GH25 GaN HEMT													
BES Schottky Diode													
GH15 GaN HEMT											[		
PH25 GaAs Low Noise pHEMT													
PH10 GaAs Low Noise pHEMT													
ULRC Passive									]		[		]
PPH15X-20 High Power pHEMT													
		Layout	submissi	ion			Wafer P	rocess				Delive	у