

## 4W Power Transistor


### GaN HEMT on SiC

#### Description

The CHK5010-99F is a 4W Gallium Nitride High Electron Mobility Transistor. This product offers a general purpose and broadband solution for a variety of RF power applications.

The circuit is manufactured with a GaN HEMT technology on SiC substrate.

It is proposed in a bare die form and requires external matching circuitries.



#### Main Features

- Wide band capability up to 12GHz
- Pulsed and CW operating modes
- GaN technology: High Pout & High PAE
- DC bias:  $V_D=30V$  @  $I_{D_Q}=50mA$
- Chip size 0.90x0.80x0.1mm
- Compliance with RoHS N°2011/65
- Compliance with REACH N°1907/2006

#### Main Electrical Characteristics

Tb <sup>(1)</sup> = +25°C CW mode, Freq = 6GHz,  $V_{DS} = 30V$ ,  $I_{D_Q} = 50mA$

Symbol	Parameter	Min	Typ	Max	Unit
G <sub>SS</sub>	Small Signal Gain		21.6		dB
P <sub>SAT</sub>	Saturated Output Power		36		dBm
PAE	Max Power Added Efficiency		72		dB
G <sub>PAE_MAX</sub>	Associated Gain at Max PAE		14		dB

<sup>(1)</sup> Tb: Chip Backside Temperature

## Recommended Operating Ratings

$T_b = +25^\circ\text{C}$

Symbol	Parameter	Min	Typ	Max	Unit
$V_{DS}$	Drain to Source Voltage			30	V
$V_{GS}$	Gate to Source Voltage		-3.3		V
$V_{DG\_peak}$	Drain-Gate Voltage		80		V
$V_{GS\_peak}$	Gate-Source Voltage	-20			V
$I_{D\_Q}$	Quiescent Drain Current		0.05		A
$I_{D\_TYP}$	Drain Current <sup>(1)</sup>		0.2		A
$I_{G\_MAX}$	Gate Current in forward mode		0	16	mA
$T_{j\_MAX}$	Junction temperature			200	$^\circ\text{C}$

<sup>(1)</sup> Power dissipation must be considered, typical drain current at max PAE

## DC Characteristics

$T_{ref} = +25^\circ\text{C}$

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$V_P$	Pinch-Off Voltage	-4	-3.4	-2.8	V	$V_D=10V, I_D=I_{DSS}/100$
$I_{D\_SAT}$	Saturated Drain Current		1		A	<sup>(1)</sup> $V_D=10V, V_G=1V$
$V_{BDG}$	Drain-Gate Break-down Voltage		120		V	$V_G=-7V, I_D=20mA$

<sup>(1)</sup> For information, limited by  $I_{D\_MAX}$ , see on ROR & AMR

## RF Characteristics

$T_{ref} = +25^\circ\text{C}$ , CW mode, Freq = 6GHz,  $V_{DS} = 30V$ ,  $I_{D\_Q} = 50mA$

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$G_{SS}$	Small Signal Gain		21.6		dB	
$P_{SAT}$	Saturated Output Power		36		dBm	
PAE	Max Power Added Efficiency		72		%	
$G_{PAE\_MAX}$	Associated Gain at Max PAE		14		dB	

**Absolute Maximum Ratings** <sup>(1)</sup>

$T_{ref} = +25^{\circ}\text{C}^{(1)}^{(2)}^{(3)}$

Symbol	Parameter	Values	Unit
$V_{DS\_Q}$	Drain-Source Biasing Voltage	55	V
$V_{GS\_Q}$	Gate-Source Biasing Voltage	-10, -1	V
$V_{DG\_peak}$	Drain-Gate Voltage (DC+RF)	120	V
$V_{GS\_peak}$	Gate-Source Voltage (DC+RF)	-25	V
$I_{D\_MAX}$	Maximum Drain Current (DC+RF)	See note <sup>(4)</sup>	A
$I_{G\_MAX}$	Maximum Gate Current (DC+RF)	40	mA
$P_{IN}$	Maximum Input Power	See note <sup>(5)</sup>	dBm
$T_{STG}$	Storage Temperature	-55 to +150	°C
$T_{Backside}$	Backside Operating Temperature	See note <sup>(4)</sup>	°C

<sup>(1)</sup> Operation of this device above anyone of these parameters may cause permanent damage.

<sup>(2)</sup> Duration < 1s.

<sup>(3)</sup> The given values must not be exceeded at the same time even momentarily for any parameter, since each parameter is independent from each other, otherwise deterioration or destruction of the device may take place.

<sup>(4)</sup> Max junction temperature must be considered.

<sup>(5)</sup> Linked to and limited by  $I_{g\_max}$  value. Maximum input power depends on frequency and should not exceed 2dB above  $P_{IN}$  value at  $PAE_{max}$ .

**Biasing procedure**

1. Bias power bar gate voltage at  $V_g$  close to  $V_{pinch-off}$  (Typically:  $V_{GS} \approx -5V$ )
2. Apply  $V_{DS}$  bias voltage (Typically:  $V_{DS} = 30V$ )
3. Increase  $V_{GS}$  up to quiescent bias drain current  $I_{D\_Q}$

The quiescent current steady state must be carefully controlled as it is influenced by the operating mode, the temperature and the overall thermal resistance.

A drain current control is recommended on the biasing network.

## Device thermal information

All the figures given in this section are obtained assuming that the device is only cooled down by conduction through the backside (no convection mode considered).

The temperature is monitored at the chip back-side interface ( $T_b$ ).

The system maximum temperature must be adjusted in order to guarantee that  $T_{junction}$  remains below the maximum value specified in the Absolute Maximum Ratings table.

So, the system PCB must be designed to comply with this requirement.

Parameters	Symbol	Conditions	Value	Unit
Typical Thermal Resistance	$R_{th}$	Bare die characteristic $T_b=85^\circ\text{C}$	15	$^\circ\text{C/W}$
Junction Temperature	$T_j$	$P_{diss}=1.6\text{W}$ $P_{out}=3.7\text{W}$ <b>CW</b>	109	$^\circ\text{C}$

The back side temperature ( $T_b$ ) is considered uniform on all the surface


Parameters	Symbol	Conditions	Value	Unit
Typical Thermal Resistance	$R_{th}$	Bare die characteristic $T_b=105^\circ\text{C}$	16.1	$^\circ\text{C/W}$
Junction Temperature	$T_j$	$P_{diss}=1.7\text{W}$ $P_{out}=3.5\text{W}$ <b>CW</b>	132	$^\circ\text{C}$

The back side temperature ( $T_b$ ) is considered uniform on all the surface

Parameters	Symbol	Conditions	Value	Unit
Typical Thermal Resistance	$R_{th}$	Bare die characteristic $T_b=125^\circ\text{C}$	17.2	$^\circ\text{C/W}$
Junction Temperature	$T_j$	$P_{diss}=1.7\text{W}$ $P_{out}=3.4\text{W}$ <b>CW</b>	154	$^\circ\text{C}$

The back side temperature ( $T_b$ ) is considered uniform on all the surface



## Median Life Time versus Junction Temperature



### Power Bar Description

The device is composed of 1 elementary 4W cell. The reference plans are on the center of the bonding pads.

A non-linear model is available on request.




## Elementary Cell Maximum Gain & Stability Characteristics

AT +25°C  $T_{Backside}$


Frequency range: 0GHz - 18GHz

Bias point: 30V – 50mA/mm



## Elementary Cell Load Pull Performances

$T_{ref} = +25^{\circ}\text{C}$ ,  $V_{DS} = +30\text{V}$ ,  $I_{D_Q} = 50\text{mA}$ , simulated results



The impedances are chosen as a trade-off between Output Power, PAE and Stability of the device. Second harmonic of output load has been tuned.

These values are given in the bonding pads reference plan.

Frequency (GHz)	Zs	Zl	Gain (dB) @PAE <sub>max</sub>	PAE <sub>max</sub> (%)	Pout (W) @PAE <sub>max</sub>
2	1.9 + j31	100 + j72	20	72	4.0
4	3 + j15	39 + j68	16	72	4.0
6	2.5 + j10	16.5 + j45	14	72	4.2
8	1.2 + j5.7	10 + j36	12	70	4.0
10	1.1 + j2.9	7.2 + j*28	9.5	65	4.0
12	0.9 + j1	5 + j22	8.5	60	4.0


## Load-Pull comparison at +25°C T<sub>backside</sub>

Frequency: 2GHz

Bias point: 30V – 50mA/mm

Z<sub>oadH2</sub>=Z<sub>loadH3</sub>=50Ω

Z<sub>source</sub>=50 Ω




Frequency: 8GHz

Bias point: 30V – 50mA/mm


Z<sub>oadH2</sub>=Z<sub>loadH3</sub>=50Ω

Z<sub>source</sub>=50 Ω





**Mechanical data**



Chip size: 900μm x 800μm +/- 50μm  
 Chip thickness: 100μm +/- 10 μm  
 All dimensions are in micrometers

## Qualification domain

This part is qualified according to UMS standards, excluding humid environment.

## User guide for MMIC storage, pick & place, die attach, wire bonding

Refer to the application note AN0001 available at <https://www.ums-rf.com> for general recommendations on chip handling.

## User guide GaN Power Bars Assembly guide lines

Refer to the application note AN0026 available at <https://www.ums-rf.com> for general recommendations on GaN-on-SiC Transistor handling and assembly.

## Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <https://www.ums-rf.com>.

## Recommended ESD management

Refer to the application note AN0020 available at <https://www.ums-rf.com> for ESD sensitivity and handling recommendations for the UMS package products.

## Ordering Information

Chip form: CHK5010-99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**